Melola Discovery

← Melola Discovery

Open access Jurnal SINTA 1

A new 13N-complexity memory built-in self-test algorithm to balance static random access memory static fault coverage and test time

International Journal of Electrical and Computer Engineering (IJECE) · Vol. 15 No. 1 (2025)

DOI
10.11591/ijece.v15i1.pp163-173
ISSN
2722-2578, 2088-8708
Published
2025-02-01
Publisher
Institute of Advanced Engineering and Science
License
creativecommons.org/licenses/by-sa/4.0

Abstract

As memories dominate the system-on-chip (SoC), their quality significantly impacts the chip manufacturing yield. There is a growing need to reduce the chip production time and cost, which mainly depends on the testing phase. Hence, a memory built-in self-test (MBIST) utilizing a low-complexity, high-fault-coverage test algorithm is essential for efficient and thorough memory testing. The March AZ1 algorithm, with 13N complexity, was created earlier to balance the test length and fault coverage. However, poor positioning of a write operation in its test sequence caused the reduction of the transition coupling fault (CFtr) detection. This paper presents the creation of the March AZ algorithm, modified from the March AZ1 algorithm, to increase CFtr coverage while preserving the same complexity. It was accomplished by analyzing the fault coverage offered by the March AZ1 algorithm and then reorganizing its test sequence to address the limitation in detecting CFtr. The newly produced March AZ1 algorithm was successfully implemented in an MBIST controller. The simulation tests validated its functionality and demonstrated that the CFtr coverage was enhanced from 62.5% to 75%, achieving an overall fault coverage of 83.3%. Therefore, with 13N complexity, it offers the best fault coverage among all the existing test algorithms with a complexity below 18N.

Collaboration network of the authors

30 authors · 84 co-authorship links · 16 across different organisations

Hover or tap a name to highlight its co-authors. Double-click to open the author's page.

  • Universiti Teknikal Malaysia Melaka
  • Universiti Malaysia Perlis
  • Universitas Ahmad Dahlan
  • University of Technology Malaysia
  • Universiti Teknologi MARA
  • Affiliation unknown
  • Different organisations
  • Same organisation
  • Affiliation unknown
  • Thicker line = more joint articles · bigger circle = more articles
Show as table
Co-authorOrganisationJoint articles
Haslinah Mohd NasirUniversiti Teknikal Malaysia Melaka3
Wan Haszerila Wan HassanUniversiti Teknikal Malaysia Melaka2
Ahmad Hafizzudin MustafaUniversiti Teknikal Malaysia Melaka2
Hafez SarkawiUniversiti Teknikal Malaysia Melaka2
Muhammad Adni KamaruddinUniversiti Teknikal Malaysia Melaka2
N. I. M. NorUniversiti Malaysia Perlis2
Tole SutiknoUniversitas Ahmad Dahlan1
Auzani JidinUniversiti Teknikal Malaysia Melaka1
Nik Rumzi Nik IdrisUniversity of Technology Malaysia1
Ahmad Fauzan KadminUniversiti Teknikal Malaysia Melaka1
Lim Siau LiUniversiti Teknikal Malaysia Melaka1
Siti Asma Che AzizUniversiti Teknikal Malaysia Melaka1
Norain RahimUniversiti Teknikal Malaysia Melaka1
Irna Nadira MahzanUniversiti Teknikal Malaysia Melaka1
A Shamsul Rahimi A SubkiUniversiti Teknikal Malaysia Melaka1
D. Abd HadiUniversiti Teknikal Malaysia Melaka1
Norfariza Ab WahabUniversiti Teknikal Malaysia Melaka1
Z. MadihaUniversiti Teknikal Malaysia Melaka1
Nurliyana Abd MutalibUniversiti Teknikal Malaysia Melaka1
Siti Halma JohariUniversiti Teknikal Malaysia Melaka1
Suziana AhmadUniversiti Teknikal Malaysia Melaka1
M. NuzaimahUniversiti Teknikal Malaysia Melaka1
Suraya ZainuddinUniversiti Teknikal Malaysia Melaka1
Idnin PasyaUniversiti Teknologi MARA1
Nur Fatin Shazwani Nor RazmanUniversiti Teknikal Malaysia Melaka1
Noor Mohd Ariff BrahinUniversiti Teknikal Malaysia Melaka1

Affiliations come from OpenAlex; journal OAI-PMH metadata carries none. Authors without an OpenAlex ID are matched by name, which can merge or split people.

This record comes from Crossref (what the publisher deposited), because the journal's own OAI-PMH endpoint could not be harvested.

Metadata source: Crossref API (cadangan, berdasarkan ISSN) https://api.crossref.org/journals/2088-8708/works, first harvested 27 Okt 2026, last seen 27 Okt 2026.
Metadata as oai_dc, converted from Crossref
<oai_dc:dc xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/"><dc:title>A new 13N-complexity memory built-in self-test algorithm to balance static random access memory static fault coverage and test time</dc:title><dc:creator>Jidin, Aiman Zakwan</dc:creator><dc:creator>Hussin, Razaidi</dc:creator><dc:creator>Mispan, Mohd Syafiq</dc:creator><dc:creator>Fook, Lee Weng</dc:creator><dc:description>&lt;jats:p&gt;As memories dominate the system-on-chip (SoC), their quality significantly impacts the chip manufacturing yield. There is a growing need to reduce the chip production time and cost, which mainly depends on the testing phase. Hence, a memory built-in self-test (MBIST) utilizing a low-complexity, high-fault-coverage test algorithm is essential for efficient and thorough memory testing. The March AZ1 algorithm, with 13N complexity, was created earlier to balance the test length and fault coverage. However, poor positioning of a write operation in its test sequence caused the reduction of the transition coupling fault (CFtr) detection. This paper presents the creation of the March AZ algorithm, modified from the March AZ1 algorithm, to increase CFtr coverage while preserving the same complexity. It was accomplished by analyzing the fault coverage offered by the March AZ1 algorithm and then reorganizing its test sequence to address the limitation in detecting CFtr. The newly produced March AZ1 algorithm was successfully implemented in an MBIST controller. The simulation tests validated its functionality and demonstrated that the CFtr coverage was enhanced from 62.5% to 75%, achieving an overall fault coverage of 83.3%. Therefore, with 13N complexity, it offers the best fault coverage among all the existing test algorithms with a complexity below 18N.&lt;/jats:p&gt;</dc:description><dc:publisher>Institute of Advanced Engineering and Science</dc:publisher><dc:date>2025-02-01</dc:date><dc:type>info:eu-repo/semantics/article</dc:type><dc:format>application/pdf</dc:format><dc:identifier>https://doi.org/10.11591/ijece.v15i1.pp163-173</dc:identifier><dc:identifier>10.11591/ijece.v15i1.pp163-173</dc:identifier><dc:source>International Journal of Electrical and Computer Engineering (IJECE); Vol 15 No 1 (2025); 163</dc:source><dc:source>2722-2578</dc:source><dc:source>2088-8708</dc:source><dc:relation>https://ijece.iaescore.com/index.php/IJECE/article/viewFile/36168/17952</dc:relation><dc:rights>http://creativecommons.org/licenses/by-sa/4.0</dc:rights></oai_dc:dc>