Melola Discovery

← Melola Discovery

Open access Jurnal SINTA 1

Implementation of PWM Control of DC Split Converter Fed Switched Reluctance Motor Drive

International Journal of Electrical and Computer Engineering (IJECE) · Vol. 7 No. 2 (2017)

DOI
10.11591/ijece.v7i2.pp604-609
ISSN
2088-8708, 2088-8708
Published
2017-04-01
Publisher
Institute of Advanced Engineering and Science
License
creativecommons.org/licenses/by-nc/4.0

Abstract

The phase winding of Switched Reluctance Motor is excited during the positive increasing region of the phase inductance to get the motoring action. This is performed through a converter. This paper presents the speed control of DC Split converter fed 4 phase 8/6 Switched Reluctance Motor drive using PWM controller. The speed of the motor is controlled by varying the duty ratio of the PWM controller. Simulation results are verified with hardware implementation of the controller. The Hall sensors provided in the motor provide signals corresponding to the position of the rotor. The pulses to the IGBT switches are generated by TMS320F2407A DSP controller. The waveforms of the PWM signals and Hall sensor signals are captured by means of Digital Storage Oscilloscope. Motor phase currents, phase voltages and associated numerical values are captured and analyzed by Power Analyzer. Steady state analysis of the drive has been carried out.

Collaboration network of the authors

2 authors · 1 co-authorship link · 1 across different organisations

Hover or tap a name to highlight its co-authors. Double-click to open the author's page.

  • Osmania University
  • Institute of Science and Technology
  • Different organisations
  • Same organisation
  • Affiliation unknown
  • Thicker line = more joint articles · bigger circle = more articles
Show as table
Co-authorOrganisationJoint articles
Sravanthy GaddameedhiInstitute of Science and Technology1

Affiliations come from OpenAlex; journal OAI-PMH metadata carries none. Authors without an OpenAlex ID are matched by name, which can merge or split people.

This record comes from Crossref (what the publisher deposited), because the journal's own OAI-PMH endpoint could not be harvested.

Metadata source: Crossref API (cadangan, berdasarkan ISSN) https://api.crossref.org/journals/2088-8708/works, first harvested 27 Okt 2026, last seen 27 Okt 2026.
Metadata as oai_dc, converted from Crossref
<oai_dc:dc xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/"><dc:title>Implementation of PWM Control of DC Split Converter Fed Switched Reluctance Motor Drive</dc:title><dc:creator>Srinivas, P.</dc:creator><dc:description>&lt;jats:p&gt;&amp;lt;p class="Text"&amp;gt;&amp;lt;span&amp;gt;The phase winding of Switched Reluctance Motor is excited during the positive increasing region of the phase inductance to get the motoring action. This is performed through a converter. This paper presents the speed control of DC Split converter fed 4 phase 8/6 Switched Reluctance Motor drive using PWM controller. The speed of the motor is controlled by varying the duty ratio of the PWM controller.  Simulation results are verified with hardware implementation of the controller. The Hall sensors provided in the motor provide signals corresponding to the position of the rotor. The pulses to the IGBT switches are generated by TMS320F2407A DSP controller. The waveforms of the PWM signals and Hall sensor signals are captured by means of Digital Storage Oscilloscope. Motor phase currents, phase voltages and associated numerical values are captured and analyzed by Power Analyzer. Steady state analysis of the drive has been carried out. &amp;lt;/span&amp;gt;&amp;lt;/p&amp;gt;&lt;/jats:p&gt;</dc:description><dc:publisher>Institute of Advanced Engineering and Science</dc:publisher><dc:date>2017-04-01</dc:date><dc:type>info:eu-repo/semantics/article</dc:type><dc:format>application/pdf</dc:format><dc:identifier>https://doi.org/10.11591/ijece.v7i2.pp604-609</dc:identifier><dc:identifier>10.11591/ijece.v7i2.pp604-609</dc:identifier><dc:source>International Journal of Electrical and Computer Engineering (IJECE); Vol 7 No 2 (2017); 604</dc:source><dc:source>2088-8708</dc:source><dc:source>2088-8708</dc:source><dc:relation>http://ijece.iaescore.com/index.php/IJECE/article/viewFile/6405/6273</dc:relation><dc:rights>http://creativecommons.org/licenses/by-nc/4.0</dc:rights></oai_dc:dc>