Melola Discovery

← Melola Discovery

Open access Jurnal SINTA 1

Design and Simulation of Novel 11-level Inverter Scheme with Reduced Switches

International Journal of Electrical and Computer Engineering (IJECE) · Vol. 8 No. 5 (2018)

DOI
10.11591/ijece.v8i5.pp3536-3543
ISSN
2088-8708, 2088-8708
Published
2018-10-01
Publisher
Institute of Advanced Engineering and Science
License
creativecommons.org/licenses/by-nc/4.0

Abstract

This work recommends the performance of coupled inductor based novel 11-level inverter with reduced number of switches. The inverter which engender the sinusoidal output voltage by the use of split inductor with minimised total harmonic distortion (THD). The voltage stress on each controlled switching devices, capacitor balancing and switching losses can be reduced. The proposed system which gives better controlled output current and improved output voltage with moderate THD value. The switching devices of the system are controlled by using multicarrier sinusoidal pulse width modulation algorithm by comparing the carrier signals with sinusoidal signal. The simulation and experimental results of the proposed 11-level inverter system outputs are established using matlab/Simulink and dsPIC microcontroller respectively.

Collaboration network of the authors

35 authors · 109 co-authorship links · 15 across different organisations

Hover or tap a name to highlight its co-authors. Double-click to open the author's page.

  • SRM Institute of Science and Technology
  • American International University-Bangladesh
  • SRM University
  • National Institute of Technology Durgapur
  • Affiliation unknown
  • Different organisations
  • Same organisation
  • Affiliation unknown
  • Thicker line = more joint articles · bigger circle = more articles
Show as table
Co-authorOrganisationJoint articles
K. SelvakumarSRM Institute of Science and Technology7
S. VidyasagarSRM Institute of Science and Technology6
Krishnasamy VijayakumarSRM Institute of Science and Technology5
D. KarthikeyanSRM Institute of Science and Technology5
Prosenjit ChowdhuryAffiliation unknown2
Bikash PoudelAffiliation unknown2
Tanmay DeNational Institute of Technology Durgapur2
K. SaravananSRM Institute of Science and Technology2
V. KalyanasundaramSRM Institute of Science and Technology2
A. VeluAffiliation unknown2
S. George FernandezSRM Institute of Science and Technology2
V. KalyanasundhramSRM Institute of Science and Technology2
V. VenkatachalamSRM Institute of Science and Technology1
R. Mano NarayananSRM Institute of Science and Technology1
D. SaravanakumarSRM Institute of Science and Technology1
Arul Rayappan StalinSRM University1
P. GopiSRM University1
P. PonselvinSRM University1
Th. Ankit SinghSRM Institute of Science and Technology1
Anamika RanjanSRM Institute of Science and Technology1
Jatin P SinghSRM Institute of Science and Technology1
C. S. BoopathiSRM Institute of Science and Technology1
R. SridharSRM Institute of Science and Technology1
Rohit SahasrabuddheSRM Institute of Science and Technology1
Mathur Kartik HiteshkumarSRM Institute of Science and Technology1
Jay Anil PuranikSRM Institute of Science and Technology1
Md. Abdur RahmanAmerican International University-Bangladesh1
Raja Rashidul HasanAmerican International University-Bangladesh1
Ta-Seen Reaz NiloyAmerican International University-Bangladesh1

Affiliations come from OpenAlex; journal OAI-PMH metadata carries none. Authors without an OpenAlex ID are matched by name, which can merge or split people.

This record comes from Crossref (what the publisher deposited), because the journal's own OAI-PMH endpoint could not be harvested.

Metadata source: Crossref API (cadangan, berdasarkan ISSN) https://api.crossref.org/journals/2088-8708/works, first harvested 27 Okt 2026, last seen 27 Okt 2026.
Metadata as oai_dc, converted from Crossref
<oai_dc:dc xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/"><dc:title>Design and Simulation of Novel 11-level Inverter Scheme with Reduced Switches</dc:title><dc:creator>Palanisamy, R.</dc:creator><dc:creator>Singh, Gaurav</dc:creator><dc:creator>Das, Priyanka</dc:creator><dc:creator>Selvabharathi, D.</dc:creator><dc:creator>Sinha, Sourav</dc:creator><dc:creator>Nag, Arnab</dc:creator><dc:description>&lt;jats:p&gt;This work recommends the performance of coupled inductor based novel 11-level inverter with reduced number of switches. The inverter which engender the sinusoidal output voltage by the use of split inductor with minimised total harmonic distortion (THD). The voltage stress on each controlled switching devices, capacitor balancing and switching losses can be reduced. The proposed system which gives better controlled output current and improved output voltage with moderate THD value. The switching devices of the system are controlled by using multicarrier sinusoidal pulse width modulation algorithm by comparing the carrier signals with sinusoidal signal. The simulation and experimental results of the proposed 11-level inverter system outputs are established using matlab/Simulink and dsPIC microcontroller respectively.&amp;lt;br /&amp;gt;&amp;lt;br /&amp;gt;&lt;/jats:p&gt;</dc:description><dc:publisher>Institute of Advanced Engineering and Science</dc:publisher><dc:date>2018-10-01</dc:date><dc:type>info:eu-repo/semantics/article</dc:type><dc:format>application/pdf</dc:format><dc:identifier>https://doi.org/10.11591/ijece.v8i5.pp3536-3543</dc:identifier><dc:identifier>10.11591/ijece.v8i5.pp3536-3543</dc:identifier><dc:source>International Journal of Electrical and Computer Engineering (IJECE); Vol 8 No 5 (2018); 3536</dc:source><dc:source>2088-8708</dc:source><dc:source>2088-8708</dc:source><dc:relation>http://ijece.iaescore.com/index.php/IJECE/article/viewFile/8983/9534</dc:relation><dc:rights>http://creativecommons.org/licenses/by-nc/4.0</dc:rights></oai_dc:dc>