Melola Discovery

← Melola Discovery

Open access Jurnal SINTA 1

Inter-trip links incorporated optimal protection coordination

International Journal of Electrical and Computer Engineering (IJECE) · Vol. 10 No. 1 (2020)

DOI
10.11591/ijece.v10i1.pp72-79
ISSN
2088-8708, 2088-8708
Published
2020-02-01
Publisher
Institute of Advanced Engineering and Science
License
creativecommons.org/licenses/by-nc/4.0

Abstract

Due to advances in smart grid, different communication links as delay, inter-trip and activation are used between relays to enhance the protection system performance. In this paper, the effect of inter-trip links on optimal coordination of directional overcurrent relays (DOCRs) is analytically investigated and modelled. Moreover, an index is proposed to find the optimum locations for inter-trip link installation to reach the minimal fault clearance times under the selectivity constraint. Then a method is proposed to determine the candidate locations of inter-trip links and the associated reduced operating times. An Exhaustive search approach is also used to validate the efficiency of the proposed method. The method is simulated and tested on distribution network of IEEE 33 bus using the Power Factory software and MATLAB optimization toolbox. Genetic algorithm is used as an optimization tool to find optimal settings of relays. The results indicate the capability of proposed method in optimal protection coordination with optimum inter-trips.

Collaboration network of the authors

3 authors · 3 co-authorship links

Hover or tap a name to highlight its co-authors. Double-click to open the author's page.

  • Shahid Beheshti University
  • Different organisations
  • Same organisation
  • Affiliation unknown
  • Thicker line = more joint articles · bigger circle = more articles
Show as table
Co-authorOrganisationJoint articles

Affiliations come from OpenAlex; journal OAI-PMH metadata carries none. Authors without an OpenAlex ID are matched by name, which can merge or split people.

This record comes from Crossref (what the publisher deposited), because the journal's own OAI-PMH endpoint could not be harvested.

Metadata source: Crossref API (cadangan, berdasarkan ISSN) https://api.crossref.org/journals/2088-8708/works, first harvested 27 Okt 2026, last seen 27 Okt 2026.
Metadata as oai_dc, converted from Crossref
<oai_dc:dc xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/"><dc:title>Inter-trip links incorporated optimal protection coordination</dc:title><dc:creator>Abbasi, Ali</dc:creator><dc:creator>Kazemi Karegar, Hossein</dc:creator><dc:creator>Soleymani Aghdam, Tohid</dc:creator><dc:description>&lt;jats:p&gt;Due to advances in smart grid, different communication links as delay, inter-trip and activation are used between relays to enhance the protection system performance. In this paper, the effect of inter-trip links on optimal coordination of directional overcurrent relays (DOCRs) is analytically investigated and modelled. Moreover, an index is proposed to find the optimum locations for inter-trip link installation to reach the minimal fault clearance times under the selectivity constraint. Then a method is proposed to determine the candidate locations of inter-trip links and the associated reduced operating times. An Exhaustive search approach is also used to validate the efficiency of the proposed method. The method is simulated and tested on distribution network of IEEE 33 bus using the Power Factory software and MATLAB optimization toolbox. Genetic algorithm is used as an optimization tool to find optimal settings of relays. The results indicate the capability of proposed method in optimal protection coordination with optimum inter-trips.&lt;/jats:p&gt;</dc:description><dc:publisher>Institute of Advanced Engineering and Science</dc:publisher><dc:date>2020-02-01</dc:date><dc:type>info:eu-repo/semantics/article</dc:type><dc:format>application/pdf</dc:format><dc:identifier>https://doi.org/10.11591/ijece.v10i1.pp72-79</dc:identifier><dc:identifier>10.11591/ijece.v10i1.pp72-79</dc:identifier><dc:source>International Journal of Electrical and Computer Engineering (IJECE); Vol 10 No 1 (2020); 72</dc:source><dc:source>2088-8708</dc:source><dc:source>2088-8708</dc:source><dc:relation>http://ijece.iaescore.com/index.php/IJECE/article/viewFile/18877/13404</dc:relation><dc:rights>http://creativecommons.org/licenses/by-nc/4.0</dc:rights></oai_dc:dc>