Melola Discovery

← Melola Discovery

Open access Jurnal SINTA 1

Optimized architecture for SNOW 3G

International Journal of Electrical and Computer Engineering (IJECE) · Vol. 11 No. 1 (2021)

DOI
10.11591/ijece.v11i1.pp545-557
ISSN
2722-2578, 2088-8708
Published
2021-02-01
Publisher
Institute of Advanced Engineering and Science
License
creativecommons.org/licenses/by-sa/4.0

Abstract

SNOW 3G is a synchronous, word-oriented stream cipher used by the 3GPP standards as a confidentiality and integrity algorithms. It is used as first set in long term evolution (LTE) and as a second set in universal mobile telecommunications system (UMTS) networks. The cipher uses 128-bit key and 128 bit IV to produce 32-bit ciphertext. The paper presents two techniques for performance enhancement. The first technique uses novel CLA architecture to minimize the propagation delay of the 2 32 modulo adders. The second technique uses novel architecture for S-box to minimize the chip area. The presented work uses VHDL language for coding. The same is implemented on the FPGA device Virtex xc5vfx100e manufactured by Xilinx. The presented architecture achieved a maximum frequency of 254.9 MHz and throughput of 7.2235 Gbps.

Collaboration network of the authors

10 authors · 20 co-authorship links · 3 across different organisations

Hover or tap a name to highlight its co-authors. Double-click to open the author's page.

  • SASTRA University
  • Jawaharlal Nehru Technological University Anantapur
  • Osmania University
  • Affiliation unknown
  • Different organisations
  • Same organisation
  • Affiliation unknown
  • Thicker line = more joint articles · bigger circle = more articles
Show as table
Co-authorOrganisationJoint articles
V. AnandSASTRA University1
Narasimhan Renga RaajanSASTRA University1
K. Jaya SankarOsmania University1
V. SumalathaJawaharlal Nehru Technological University Anantapur1

Affiliations come from OpenAlex; journal OAI-PMH metadata carries none. Authors without an OpenAlex ID are matched by name, which can merge or split people.

This record comes from Crossref (what the publisher deposited), because the journal's own OAI-PMH endpoint could not be harvested.

Metadata source: Crossref API (cadangan, berdasarkan ISSN) https://api.crossref.org/journals/2088-8708/works, first harvested 27 Okt 2026, last seen 27 Okt 2026.
Metadata as oai_dc, converted from Crossref
<oai_dc:dc xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/"><dc:title>Optimized architecture for SNOW 3G</dc:title><dc:creator>Hulle, N. B.</dc:creator><dc:creator>B., Prathiba</dc:creator><dc:creator>Khope, Sarika R.</dc:creator><dc:creator>Anuradha, K.</dc:creator><dc:creator>Borole, Yogini</dc:creator><dc:creator>Kotambkar, D.</dc:creator><dc:description>&lt;jats:p&gt;SNOW 3G is a synchronous, word-oriented stream cipher used by the 3GPP standards as a confidentiality and integrity algorithms. It is used as first set in long term evolution (LTE) and as a second set in universal mobile telecommunications system (UMTS) networks.  The cipher uses 128-bit key and 128 bit IV to produce 32-bit ciphertext. The paper presents two techniques for performance enhancement. The first technique uses novel CLA architecture to minimize the propagation delay of the 2&amp;lt;sup&amp;gt;32&amp;lt;/sup&amp;gt; modulo adders. The second technique uses novel architecture for S-box to minimize the chip area. The presented work uses VHDL language for coding. The same is implemented on the FPGA device Virtex xc5vfx100e manufactured by Xilinx. The presented architecture achieved a maximum frequency of 254.9 MHz and throughput of 7.2235 Gbps.&lt;/jats:p&gt;</dc:description><dc:publisher>Institute of Advanced Engineering and Science</dc:publisher><dc:date>2021-02-01</dc:date><dc:type>info:eu-repo/semantics/article</dc:type><dc:format>application/pdf</dc:format><dc:identifier>https://doi.org/10.11591/ijece.v11i1.pp545-557</dc:identifier><dc:identifier>10.11591/ijece.v11i1.pp545-557</dc:identifier><dc:source>International Journal of Electrical and Computer Engineering (IJECE); Vol 11 No 1 (2021); 545</dc:source><dc:source>2722-2578</dc:source><dc:source>2088-8708</dc:source><dc:relation>http://ijece.iaescore.com/index.php/IJECE/article/viewFile/22759/14515</dc:relation><dc:rights>http://creativecommons.org/licenses/by-sa/4.0</dc:rights></oai_dc:dc>