Melola Discovery

← Melola Discovery

Open access Jurnal SINTA 1

Design and development of multiphase buck converters for voltage regulator modules

International Journal of Electrical and Computer Engineering (IJECE) · Vol. 12 No. 1 (2022)

DOI
10.11591/ijece.v12i1.pp239-249
ISSN
2722-2578, 2088-8708
Published
2022-02-01
Publisher
Institute of Advanced Engineering and Science
License
creativecommons.org/licenses/by-sa/4.0

Abstract

Modern microprocessors in high-power applications require a low input voltage and a high input current, necessitating the use of multiphase buck converters. As per microprocessor computing complexity, the power requirements of the switching converter will also be more important and will be increasing as per load demand. Previous studies introduced some methods to achieve the advantages associated with multiphase regulators. This paper presents an effective closed closed-loop control scheme for multiphase buck converters that reduces ripple and improves transient response. It is suitable for applications that require regulated output voltage with effectively reduced ripple. The analysis began with a simulation of the entire design using the OrCAD tool, followed by the construction of a hardware setup. Experiments on a 200 Khz, 9 V, 12 A, 2-phase buck voltage regulator were conducted and the proposed experiment found to be useful.

Collaboration network of the authors

3 authors · 3 co-authorship links

Hover or tap a name to highlight its co-authors. Double-click to open the author's page.

  • Presidency University
  • Affiliation unknown
  • Different organisations
  • Same organisation
  • Affiliation unknown
  • Thicker line = more joint articles · bigger circle = more articles
Show as table
Co-authorOrganisationJoint articles

Affiliations come from OpenAlex; journal OAI-PMH metadata carries none. Authors without an OpenAlex ID are matched by name, which can merge or split people.

This record comes from Crossref (what the publisher deposited), because the journal's own OAI-PMH endpoint could not be harvested.

Metadata source: Crossref API (cadangan, berdasarkan ISSN) https://api.crossref.org/journals/2088-8708/works, first harvested 27 Okt 2026, last seen 27 Okt 2026.
Metadata as oai_dc, converted from Crossref
<oai_dc:dc xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/"><dc:title>Design and development of multiphase buck converters for voltage regulator modules</dc:title><dc:creator>Varghese, Mini Puthenpurakkal</dc:creator><dc:creator>Manjunatha, Ashwathnarayana</dc:creator><dc:creator>Snehaprabha, Thazhathu Veedu</dc:creator><dc:description>&lt;jats:p&gt;&amp;lt;p&amp;gt;Modern microprocessors in high-power applications require a low input voltage and a high input current, necessitating the use of multiphase buck converters. As per microprocessor computing complexity, the power requirements of the switching converter will also be more important and will be increasing as per load demand. Previous studies introduced some methods to achieve the advantages associated with multiphase regulators. This paper presents an effective closed closed-loop control scheme for multiphase buck converters that reduces ripple and improves transient response. It is suitable for applications that require regulated output voltage with effectively reduced ripple. The analysis began with a simulation of the entire design using the OrCAD tool, followed by the construction of a hardware setup. Experiments on a 200 Khz, 9 V, 12 A, 2-phase buck voltage regulator were conducted and the proposed experiment found to be useful.&amp;lt;/p&amp;gt;&lt;/jats:p&gt;</dc:description><dc:publisher>Institute of Advanced Engineering and Science</dc:publisher><dc:date>2022-02-01</dc:date><dc:type>info:eu-repo/semantics/article</dc:type><dc:format>application/pdf</dc:format><dc:identifier>https://doi.org/10.11591/ijece.v12i1.pp239-249</dc:identifier><dc:identifier>10.11591/ijece.v12i1.pp239-249</dc:identifier><dc:source>International Journal of Electrical and Computer Engineering (IJECE); Vol 12 No 1 (2022); 239</dc:source><dc:source>2722-2578</dc:source><dc:source>2088-8708</dc:source><dc:relation>http://ijece.iaescore.com/index.php/IJECE/article/viewFile/25027/15311</dc:relation><dc:rights>http://creativecommons.org/licenses/by-sa/4.0</dc:rights></oai_dc:dc>