Melola Discovery

← Melola Discovery

Open access Jurnal SINTA 1

Analysis and simulation of even-level quasi-Z-source inverter

International Journal of Electrical and Computer Engineering (IJECE) · Vol. 12 No. 4 (2022)

DOI
10.11591/ijece.v12i4.pp3477-3484
ISSN
2722-2578, 2088-8708
Published
2022-08-01
Publisher
Institute of Advanced Engineering and Science
License
creativecommons.org/licenses/by-sa/4.0

Abstract

This research proposes a seven-level inverter with quasi-Z-source boost converters. The proposed topology employs a packed U-cell asymmetrical type multilevel inverter along with front-end quasi-Z-source networks. The quasi networks provide high gain compared to a conventional boost converter. This topology is the most suitable for photovoltaic multi-string applications. The proposed topology has the potential to supply both the alternating current (AC) and direct current (DC) type load. The inverter structure has a lower number of active switches which helps in the reduction of losses and improvement in efficiency. In this paper, the operation principle of a quasi-network and inverter circuit are explained in detail. In addition, the simulation results for various modulation indices are presented. In the MATLAB/Simulink environment, the architecture is proposed by using gated sinusoidal “Pulse width modulation”.

Collaboration network of the authors

6 authors · 15 co-authorship links · 4 across different organisations

Hover or tap a name to highlight its co-authors. Double-click to open the author's page.

  • Aditya University
  • Symbiosis International University
  • Affiliation unknown
  • Different organisations
  • Same organisation
  • Affiliation unknown
  • Thicker line = more joint articles · bigger circle = more articles
Show as table
Co-authorOrganisationJoint articles

Affiliations come from OpenAlex; journal OAI-PMH metadata carries none. Authors without an OpenAlex ID are matched by name, which can merge or split people.

This record comes from Crossref (what the publisher deposited), because the journal's own OAI-PMH endpoint could not be harvested.

Metadata source: Crossref API (cadangan, berdasarkan ISSN) https://api.crossref.org/journals/2088-8708/works, first harvested 27 Okt 2026, last seen 27 Okt 2026.
Metadata as oai_dc, converted from Crossref
<oai_dc:dc xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/"><dc:title>Analysis and simulation of even-level quasi-Z-source inverter</dc:title><dc:creator>Akshath, Niltala Sai shanmukha</dc:creator><dc:creator>Naresh, Avugaddi</dc:creator><dc:creator>Nikesh kumar, Matcha</dc:creator><dc:creator>Barman, Mayur</dc:creator><dc:creator>Nandan, Durgesh</dc:creator><dc:creator>Abhilash, Tirupathi</dc:creator><dc:description>&lt;jats:p&gt;&amp;lt;span&amp;gt;This research proposes a seven-level inverter with quasi-Z-source boost converters. The proposed topology employs a packed U-cell asymmetrical type multilevel inverter along with front-end quasi-Z-source networks. The quasi networks provide high gain compared to a conventional boost converter. This topology is the most suitable for photovoltaic multi-string applications. The proposed topology has the potential to supply both the alternating current (AC) and direct current (DC) type load. The inverter structure has a lower number of active switches which helps in the reduction of losses and improvement in efficiency. In this paper, the operation principle of a quasi-network and inverter circuit are explained in detail. In addition, the simulation results for various modulation indices are presented. In the MATLAB/Simulink environment, the architecture is proposed by using gated sinusoidal “Pulse width modulation”.&amp;lt;/span&amp;gt;&lt;/jats:p&gt;</dc:description><dc:publisher>Institute of Advanced Engineering and Science</dc:publisher><dc:date>2022-08-01</dc:date><dc:type>info:eu-repo/semantics/article</dc:type><dc:format>application/pdf</dc:format><dc:identifier>https://doi.org/10.11591/ijece.v12i4.pp3477-3484</dc:identifier><dc:identifier>10.11591/ijece.v12i4.pp3477-3484</dc:identifier><dc:source>International Journal of Electrical and Computer Engineering (IJECE); Vol 12 No 4 (2022); 3477</dc:source><dc:source>2722-2578</dc:source><dc:source>2088-8708</dc:source><dc:relation>http://ijece.iaescore.com/index.php/IJECE/article/viewFile/24991/15750</dc:relation><dc:rights>http://creativecommons.org/licenses/by-sa/4.0</dc:rights></oai_dc:dc>