A new multilevel DC-AC converter topology with reduced switch using multicarrier sinusoidal pulse width modulation

Palanisamy, R.; Vidyasagar, S.; Kalyanasundaram, V.; Karthikeyan, D.; Selvakumar, K.; Selvabharathi, D.; Vijayakumar, K.

doi:10.11591/ijpeds.v11.i2.pp752-761

Open access Journal SINTA 1

A new multilevel DC-AC converter topology with reduced switch using multicarrier sinusoidal pulse width modulation

International Journal of Power Electronics and Drive Systems · Vol. 11 No. 2 (2020) · pp. 752–761

DOI: 10.11591/ijpeds.v11.i2.pp752-761
ISSN: 2722-256X, 2088-8694
Published: 2020-06-01
Publisher: Institute of Advanced Engineering and Science
Language: eng
License: creativecommons.org/licenses/by-sa/4.0

Abstract

Multilevel converters have a significant role in power processing control in the power system, which has some inherent features like reduced harmonics, high power & medium voltage, reduced voltage stress. In this proposed paper, a novel multilevel inverter with reduced number of switches and without passive components. The proposed inverter generates 15 level output voltage with suitable switching pulse generation using multicarrier sinusoidal pulse width modulation (MSPWM) and different level of voltages are obtained with variation of modulation index. Also coupled inductor is used to minimize the harmonic content and smoothing output current. The scheme which includes different range of unequal voltage sources. As a result, the proposed system it reduces switching control complexity and there is no voltage balancing problem. This paper elucidates the operating modes, voltage stress minimisation and harmonic reduction are discussed. The results of the proposed multilevel dc-ac converter are verified using matlab/simulink. The simulation & hardware results of the proposed inverter were verified using matlab simulink and dsPIC controller respectively, which was analysed with different voltage level and different modulation index.

Collaboration network of the authors

40 authors · 141 co-authorship links · 14 across different organisations · showing the 40 most connected

Hover or tap a name to highlight its co-authors. Double-click to open the author's page.

SRM Institute of Science and Technology
SRM University
American International University-Bangladesh
Affiliation unknown

Different organisations
Same organisation
Affiliation unknown
Thicker line = more joint articles · bigger circle = more articles

Show as table

Co-author	Organisation	Joint articles
Krishnasamy Vijayakumar	SRM Institute of Science and Technology	13
S. George Fernandez	SRM Institute of Science and Technology	8
A. Velu	Affiliation unknown	5
V. Kalyanasundhram	SRM Institute of Science and Technology	5
K. Saravanan	SRM Institute of Science and Technology	3
D. Sattianadan	SRM Institute of Science and Technology	3
R. Sridhar	SRM Institute of Science and Technology	3
P. Suresh	Affiliation unknown	3
Vaidheeswaran Archana	Affiliation unknown	3
Soham Chatterjee	Affiliation unknown	3
V. Sinmayee	Affiliation unknown	3
Priyanka Das	SRM Institute of Science and Technology	2
Gaurav Kumar Singh	SRM Institute of Science and Technology	2
Sourav Sinha	American International University-Bangladesh	2
Arnab Nag	SRM Institute of Science and Technology	2
Arul Rayappan Stalin	SRM University	2
P. Gopi	SRM University	2
P. Ponselvin	SRM University	2
C. S. Boopathi	SRM Institute of Science and Technology	2
A.U Mutawakkil	Affiliation unknown	2
V. P. Arumbu	Affiliation unknown	2
P. Divya	Affiliation unknown	2
K. Mani Rahulan	Affiliation unknown	2
V. Venkatachalam	SRM Institute of Science and Technology	1
R. Mano Narayanan	SRM Institute of Science and Technology	1
D. Saravanakumar	SRM Institute of Science and Technology	1
Th. Ankit Singh	SRM Institute of Science and Technology	1
Anamika Ranjan	SRM Institute of Science and Technology	1
Jatin P Singh	SRM Institute of Science and Technology	1
Rohit Sahasrabuddhe	SRM Institute of Science and Technology	1
Mathur Kartik Hiteshkumar	SRM Institute of Science and Technology	1
Jay Anil Puranik	SRM Institute of Science and Technology	1
N. Seethalakshmi	Affiliation unknown	1

Affiliations come from OpenAlex; journal OAI-PMH metadata carries none. Authors without an OpenAlex ID are matched by name, which can merge or split people.

Metadata source: OAI-PMH (metadata jurnal) http://ijpeds.iaescore.com/index.php/IJPEDS/oai, first harvested 8 Nov 2026, last seen 8 Nov 2026.

Original metadata (oai_dc)

<oai_dc:dc xmlns="http://www.openarchives.org/OAI/2.0/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/  http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
	<dc:title xml:lang="en-US">A new multilevel DC-AC converter topology with reduced switch using multicarrier sinusoidal pulse width modulation</dc:title>
	<dc:creator>Palanisamy, R.</dc:creator>
	<dc:creator>Vidyasagar, S.</dc:creator>
	<dc:creator>Kalyanasundaram, V.</dc:creator>
	<dc:creator>Karthikeyan, D.</dc:creator>
	<dc:creator>Selvakumar, K.</dc:creator>
	<dc:creator>Selvabharathi, D.</dc:creator>
	<dc:creator>Vijayakumar, K.</dc:creator>
	<dc:description xml:lang="en-US">Multilevel converters have a significant role in power processing control in the power system, which has some inherent features like reduced harmonics, high power &amp;amp; medium voltage, reduced voltage stress. In this proposed paper, a novel multilevel inverter with reduced number of switches and without passive components. The proposed inverter generates 15 level output voltage with suitable switching pulse generation using multicarrier sinusoidal pulse width modulation (MSPWM) and different level of voltages are obtained with variation of modulation index. Also coupled inductor is used to minimize the harmonic content and smoothing output current. The scheme which includes different range of unequal voltage sources. As a result, the proposed system it reduces switching control complexity and there is no voltage balancing problem. This paper elucidates the operating modes, voltage stress minimisation and harmonic reduction are discussed. The results of the proposed multilevel dc-ac converter are verified using matlab/simulink. The simulation &amp;amp; hardware results of the proposed inverter were verified using matlab simulink and dsPIC controller respectively, which was analysed with different voltage level and different modulation index.</dc:description>
	<dc:publisher xml:lang="en-US">Institute of Advanced Engineering and Science</dc:publisher>
	<dc:contributor xml:lang="en-US"></dc:contributor>
	<dc:date>2020-06-01</dc:date>
	<dc:type>info:eu-repo/semantics/article</dc:type>
	<dc:type>info:eu-repo/semantics/publishedVersion</dc:type>
	<dc:type xml:lang="en-US"></dc:type>
	<dc:format>application/pdf</dc:format>
	<dc:identifier>https://ijpeds.iaescore.com/index.php/IJPEDS/article/view/20416</dc:identifier>
	<dc:identifier>10.11591/ijpeds.v11.i2.pp752-761</dc:identifier>
	<dc:source xml:lang="en-US">International Journal of Power Electronics and Drive Systems (IJPEDS); Vol 11, No 2: June 2020; 752-761</dc:source>
	<dc:source>2722-256X</dc:source>
	<dc:source>2088-8694</dc:source>
	<dc:source>10.11591/ijpeds.v11.i2</dc:source>
	<dc:language>eng</dc:language>
	<dc:relation>https://ijpeds.iaescore.com/index.php/IJPEDS/article/view/20416/13084</dc:relation>
	<dc:rights xml:lang="en-US">Copyright (c) 2020 R. Palanisamy, S. Vidyasagar, V. Kalyanasundaram, D. Karthikeyan, K. Selvakumar, D. Selvabharathi, K. Vijayakumar</dc:rights>
	<dc:rights xml:lang="en-US">http://creativecommons.org/licenses/by-sa/4.0</dc:rights>
</oai_dc:dc>